中大機構典藏-NCU Institutional Repository-提供博碩士論文、考古題、期刊論文、研究計畫等下載:Item 987654321/95840
English  |  正體中文  |  简体中文  |  Items with full text/Total items : 80990/80990 (100%)
Visitors : 41634289      Online Users : 2670
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version


    Please use this identifier to cite or link to this item: http://ir.lib.ncu.edu.tw/handle/987654321/95840


    Title: 使用100-nm GaAs pHEMT 製程之 Q 頻段低雜訊放大器;Q-band Low-Noise Ampli ers in 100-nm GaAs pHEMT Technology
    Authors: 魏健宇;Wei, Chien-Yu
    Contributors: 電機工程學系
    Keywords: Q 頻段低雜訊放大器
    Date: 2024-08-14
    Issue Date: 2024-10-09 17:19:38 (UTC+8)
    Publisher: 國立中央大學
    Abstract: 本論文為使用WIN100-nm GaAs pHEMT 製程,設計應用於第
    五代行動通訊中毫米波頻段之低雜訊放大器。第二章設計48-GHz
    band 架構為共源極單極低雜訊放大器。第三章設計48-GHz band 兩
    顆單級疊接低雜訊放大器,架構分別為輸入、輸出皆以傳輸線並聯方
    式匹配與輸入、輸出皆以電容並聯傳輸線匹配方式設計。
    第二章中,我們設計一個應用於48-GHz band 低雜訊放大器架
    構為commom source,匹配設計之傳輸線並聯方式,輸入端與輸出端
    搭配in band bypass and out of band bypass 使電路更加穩定。尺寸為
    2×25 µm 小訊號量測結果增益大於6.7 dB、輸入端的反射損耗大於
    4.6 dB、輸出端的反射損耗大於28dB,雜訊指數在48GHz時為1.96
    dB,而線性度IP1dB 為 −2.5 dBm。在設計之頻率量測與模擬結果整
    體趨勢一致。
    第三章中,我們設計一個應用於48-GHz band 之疊接低雜訊放
    大器,匹配方式設計有兩種,第一種為傳輸線並聯方式,第二種為電
    容並聯傳輸線方式,兩電路皆在輸入端與輸出端搭配inbandbypass
    and out of band bypass 使電路更加穩定。電路圖 3.1 使用傳輸線並聯
    匹配,小訊號量測結果增益大於12.9dB、雜訊指數在48GHz 時為
    2.67 dB,增益整體往低頻頻偏。重新偵錯模擬後使電路在設計之中心
    頻率,增益以及輸入與輸出的返回損耗趨勢一致相同。重新偵錯模擬
    後的增益為12.7 dB 與量測時 12.9 dB 較為接近,而在 44 GHz 線性
    度IP1dB 為 −10 dBm。電路圖 3.2 使用電容並聯傳輸線方式匹配,小
    訊號量測結果增益為12.5dB、雜訊指數在48GHz時為2.68 dB,增
    益整體往低頻頻偏。重新偵錯模擬後使電路在設計之中心頻率,增益
    I
    趨勢一致相同。重新偵錯模擬後的增益為12.3dB與量測時12.5 dB
    較為接近,而在44GHz線性度IP1dB 為−18dBm。;This paper utilizes the WIN 100-nm GaAs pHEMT process to
    design low-noise ampli ers intended for the millimeter-wave frequency
    bands in fth-generation mobile communication. Chapter 2 presents
    the design of a common-source single-stage LNA structure for the 48
    GHz band frequency range. Chapter 3 focuses on the design of two
    cascaded single-stage LNAs for the 48-band frequency range. These de
    signs involve input and output matching using transmission line parallel
    matching in one case and capacitor parallel transmission line matching
    in the other.
    In Chapter 2, we designed an LNA for the 48-GHz band. The
    matching network employs transmission line shunt elements, with in
    band and out-of-band bypasses at the input and output to enhance
    circuit stability.For a device size of 2×25 µm, the small-signal measure
    ment results show a gain greater than 6.7 dB, input return loss greater
    than 4.6 dB, output return loss greater than 28 dB, NF of 1.96 dB at
    48 GHz, and 1 dB compression point of −2.5 dBm. The measured and
    simulated frequency performance align well.
    In Chapter 3, we designed a cascaded low-noise ampli er for the 48
    GHz band with two matching methods: the rst employs transmission
    line parallel matching, and the second uses capacitor-parallel transmis
    sion line matching. Both circuits utilize in-band bypass and out-of-band
    bypass at the input and output to enhance circuit stability. Circuit di
    agram 3.1 utilizes transmission line parallel matching. The small-signal
    III
    measurement results show a gain greater than 12.9 dB and a noise gure
    of 2.67 dB at 48 GHz, with the gain tending towards lower frequencies.
    After debugging simulation, the circuit maintains consistent trends in
    gain, input, and output return loss at the design center frequency. The
    revised gain after debugging simulation is 12.7 dB, closely matching the
    measured 12.9 dB, with a 1 dB compression point of −10 dBm at 44
    GHz.
    Circuit diagram 3.2 employs capacitor-parallel transmission line
    matching. The small-signal measurement results show a gain greater
    than 12.5 dB and a noise gure of 2.68 dB at 48 GHz, with the gain sim
    ilarly trending towards lower frequencies. After debugging simulation,
    the circuit maintains consistent trends in gain at the design center fre
    quency. The revised gain after debugging simulation is 12.3 dB, closely
    matching the measured 12.5 dB, with a 1 dB compression point of −18
    dBm at 44 GHz
    Appears in Collections:[Graduate Institute of Electrical Engineering] Electronic Thesis & Dissertation

    Files in This Item:

    File Description SizeFormat
    index.html0KbHTML21View/Open


    All items in NCUIR are protected by copyright, with all rights reserved.

    社群 sharing

    ::: Copyright National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 隱私權政策聲明