應用於光耦合隔離系統之發送端三角積分調變器;A Design of Sigma Delta Modulator for Optical Coupling Isolation Applications

NCU Institutional Repository > 資訊電機學院 > 電機工程研究所 > 博碩士論文 > Item 987654321/96359

jsp.display-item.identifier=請使用永久網址來引用或連結此文件: http://ir.lib.ncu.edu.tw/handle/987654321/96359

题名:	應用於光耦合隔離系統之發送端三角積分調變器;A Design of Sigma Delta Modulator for Optical Coupling Isolation Applications
作者:	李侑光;Li, You-Guang
贡献者:	電機工程學系
关键词:	類比數位轉換器;三角積分調變器;浮動反向式放大器;連續漸進式類比數位轉換器;Analog-to Digital Converter;Sigma-Delta Modulator;Floating Inverter Amplifier;SAR ADC
日期:	2025-03-21
上传时间:	2025-04-09 17:52:40 (UTC+8)
出版者:	國立中央大學
摘要:	隨著科技不斷進步，我們正步入第四次工業革命，也就是工業4.0時代。其核心聚焦於互聯性、自動化、機器學習等領域。透過智能技術、演算法以及對機械設備的控制，為自動化的監控與分析技術帶來了全新突破。近年來的工業控制產品，對效率與精度提出了更高的要求。在工業設備中，測量物理傳感器信號的精確度是控制系統的核心之一。從測量的角度來看，不僅需要確保最高的精度，還必須維持安全性與可靠性。此外，由於工業控制系統經常在高危險電壓下運行，因此需要廣泛使用隔離器來保護操作人員與周邊的電子設備。本電路旨在以高精度和低功耗為設計目標，開發適用於隔離器的類比數位轉換器。本論文實現一應用於光耦合隔離系統之發送端類比數位轉換器，於高壓與低壓應用環境皆使用之類比數位轉換器主要由三角積分調變器(Sigma-Delta Modulator, SDM)與數位降頻率波器組成。整體架構採用切換式電容開關實現，其內部電路使用浮動反向式放大器(Floating Inverter Amplifier, FIA)實現離散時間積分器，並以一四位元非同步SAR ADC實現量化器，於提高解析度的同時降低功耗。本電路採用台積電T18HVG2與TSMC 0.18μm CMOS 1P6M製程，晶片面積分別約佔1.567 mm2與1.227 mm2，電源供應電壓分別為5V與1.2V，整體電路功耗分別為15.87 mW與100.5 μW，電路頻寬皆為40 kHz，電路取樣頻率分別為20.48 MHz與5.12 MHz，有效位元數分別為12與14 位元。;As technology continues to advance, we are stepping into the era of the Fourth Industrial Revolution, also known as Industry 4.0. The key focus areas include connectivity, automation, machine learning, and related domains. By utilizing intelligent technologies, algorithms, and control over mechanical devices, significant breakthroughs have been achieved in automated monitoring and analysis. In recent years, industrial control products have demanded higher efficiency and precision. Accurate measurement of physical sensor signals is one of the core elements of control systems in industrial equipment. From a measurement perspective, it is critical to ensure not only the highest level of accuracy but also safety and reliability. Additionally, since industrial control systems often operate under high-voltage conditions, isolators are widely employed to protect operators and adjacent electronic devices. This circuit aims to develop an analog-to-digital converter (ADC) for isolators, with high precision and low power consumption as the design goals. This thesis presents the implementation of a transmitter-side ADC for optocoupler isolation systems. The ADC, suitable for both high-voltage and low-voltage applications, mainly consists of a Sigma-Delta Modulator (SDM) and a digital decimation filter. The overall architecture is realized using a switched-capacitor design, where a floating inverter amplifier (FIA) is employed to implement the discrete-time integrator. Additionally, a 4-bit asynchronous SAR ADC is used as the quantizer to enhance resolution while reducing power consumption. The circuit is fabricated using T18HVG2 and TSMC′s 0.18μm CMOS 1P6M process, with chip areas of approximately 1.567 mm² and 1.227 mm². The supply voltages are 5V and 1.2V, with total power consumptions of 15.87 mW and 100.5 μW, respectively. The bandwidth of these circuits is 40 kHz, and the sampling frequencies are 20.48 MHz and 5.12 MHz, respectively. The resolutions are 12-bits and 14-bits, respectively.
显示于类别:	[電機工程研究所] 博碩士論文

文件中的档案:

档案	描述	大小	格式	浏览次数
index.html		0Kb	HTML	26	检视/开启

在NCUIR中所有的数据项都受到原著作权保护.

社群 sharing

数据加载中.....