AC-plus scan methodology for small delay testing and characterization

NCU Institutional Repository > 文學院 > 歷史研究所 > 期刊論文 > Item 987654321/108499

請使用永久網址來引用或連結此文件: https://ir.lib.ncu.edu.tw/handle/987654321/108499

題名:	AC-plus scan methodology for small delay testing and characterization
作者:	鄭政誠;Li, Tsung-Yeh;Huang, Shi-Yu;Hsu, Hsuan-Jung;Tzeng, Chao-Wen;Huang, Chih-Tsun;Liou, Jing-Jia;Ma, Hsi-Pin;Huang, Po-Chiun;Bor, Jenn-Chyou;Tien, Ching-Cheng;Wang, Chih-Hu;Wu, Cheng-Wen
貢獻者:	文學院歷史研究所
關鍵詞:	AC scan;Applied sciences;characterization;Circuit faults;Circuit properties;Circuits of signal characteristics conditioning (including delay circuits);Clocks;Delay;delay testing;Digital circuits;Electric, optical and optoelectronic circuits;Electronic circuits;Electronics;Exact sciences and technology;Frequency measurement;Logic gates;Semiconductor device measurement;Signal convertors;small delay defect;Testing;Testing, measurement, noise and reliability
日期:	2013-01-01
上傳時間:	2026-04-23 14:51:51 (UTC+8)
出版者:	Institute of Electrical and Electronics Engineers Inc.;New York, NY: IEEE
摘要:	摘要： Small delay defects escaping traditional delay testing could cause a device to malfunction in the field and thus detecting these defects is often necessary. To address this issue, we propose three test modes in a new methodology called AC-plus scan, in which versatile test clocks can be generated on the chip by embedding an all-digital phase-locked loop (ADPLL) into the circuit under test (CUT). AC-plus scan can be executed on an in-house wireless test platform called HOY system. The first test mode of our AC-plus scan provides a more efficient way to measure the longest path delay associated with each test pattern. Experimental result shows that our method could greatly reduce the test time by 81.8%. The second test mode is designed for volume production test. It could effectively detect small delay defects and provide fast characterization on those defective chips for further processing. This mode could be used to help predict which chips are more likely to fall victim to operational failure in the field. The third test mode is to extract the waveform of each flip-flop's output in a real chip. This is made possible by taking advantage of the almost unlimited test memory our HOY test platform provides, so that we could easily store a great volume of data and reconstruct the waveform for post-silicon debugging. We have successfully fabricated a Viterbi decoder chip with such an AC-plus scan methodology inside to demonstrate its capability. 其他題名： TVLSI 出版者： New York, NY: IEEE 出版日期： 2013-02-01 出處： IEEE transactions on very large scale integration (VLSI) systems, 2013-02, Vol.21 (2), p.329-341 資源來源： IEEE Electronic Library (IEL) 版權： 2014 INIST-CNRS 識別號： ISSN: 1063-8210 識別號： EISSN: 1557-9999 識別號： DOI: 10.1109/TVLSI.2012.2187223 識別號： CODEN: IEVSE9
顯示於類別:	[歷史研究所] 期刊論文

文件中的檔案:

檔案	描述	大小	格式	瀏覽次數
index.html		0Kb	HTML	24	檢視/開啟

在NCUIR中所有的資料項目都受到原著作權保護.

社群 sharing

資料載入中.....