IEEE Computer Society;Piscataway: IEEE Computer Society
摘要:
摘要： This article discusses a design-for-test (DFT) architecture for detecting and repairing faulty interconnects in 3-D IC circuits utilizing through silicon via (TSV) and interposer technology. The yield of such circuits depends highly on the ability to have functioning interconnects which connect the various dies. The authors also propose a built-in-self-test (BIST) framework to enable at-speed testing of such interconnects. 其他題名： DTM 出版者： Piscataway: IEEE Computer Society 出版日期： 2014-08-01 出處： IEEE design and test, 2014-08, Vol.31 (4), p.16-26 資源來源： IEEE Xplore 版權： Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) Aug 2014 識別號： ISSN: 2168-2356 識別號： EISSN: 2168-2364 識別號： DOI: 10.1109/MDAT.2014.2304437 識別號： CODEN: IDTCEC
