English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 94201/94201 (100%)
造訪人次 : 80417341      線上人數 : 165
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
搜尋範圍 查詢小技巧:
  • 您可在西文檢索詞彙前後加上"雙引號",以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋,建議至進階搜尋限定作者欄位,可獲得較完整資料
  • 進階搜尋


    請使用永久網址來引用或連結此文件: https://ir.lib.ncu.edu.tw/handle/987654321/108534


    題名: Reactivation of spares for off-chip memory repair after die stacking in a 3-D IC with TSVs
    作者: 鄭政誠;Chou, Yung-Fa;Kwai, Ding-Ming;Shieh, Ming-Der;Wu, Cheng-Wen
    貢獻者: 文學院歷史研究所
    關鍵詞: 3-D IC;Activation;Circuits;Design for repair;DRAM;fuse;Fuses;Impedance matching;Integrated circuits;Maintenance engineering;memory repair;memory test;Redundancy;Repair;Semiconductors;Stacking;Three dimensional;Through-silicon vias;Timing;TSV
    日期: 2013-01-01
    上傳時間: 2026-04-23 14:54:04 (UTC+8)
    出版者: Institute of Electrical and Electronics Engineers Inc.;New York: IEEE
    摘要: 摘要: Memory, especially DRAM, is one of the candidates to be considered in three-dimensional integrated circuit (3-D IC), and in particular, to be heterogeneously stacked with a system on chip (SOC) for mobile applications. Even though the memory is tested and repaired beforehand, the known good die (KGD) can become bad during the integration process. Traditional schemes may not be able to redo the repair and obtain a known good stack (KGS), let alone unused spares be reused. We propose an off-chip repair scheme to deal with the inaccessibility from outside of the memory die. Using a through silicon via (TSV) to access the redundancy control circuit (RCC), we reactivate the unused spares by overwriting their states as if the corresponding fuses are blown. Even when the row or column, which has already been repaired, is damaged again, we are able to replace it with a new spare. Our simulation using a 65 nm process technology shows that the maximum timing penalty of the off-chip repair is only 93ps, compared to the on-chip method. The area overhead is estimated to be 490 μm 2 per fuse set by using a 5 μm diameter TSV process. Most importantly, the yield improvement of a two-die stacked memory can be over 50% with yield excursion reduced to 8%.
    其他題名: TCSI
    出版者: New York: IEEE
    出版日期: 2013-09-01
    出處: IEEE transactions on circuits and systems. I, Regular papers, 2013-09, Vol.60 (9), p.2343-2351
    資源來源: IEEE Electronic Library (IEL)
    版權: Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) Sep 2013
    識別號: ISSN: 1549-8328
    識別號: EISSN: 1558-0806
    識別號: DOI: 10.1109/TCSI.2013.2246235
    識別號: CODEN: ITCSCH
    顯示於類別:[歷史研究所] 期刊論文

    文件中的檔案:

    檔案 描述 大小格式瀏覽次數
    index.html0KbHTML26檢視/開啟


    在NCUIR中所有的資料項目都受到原著作權保護.

    社群 sharing

    ::: Copyright National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 隱私權政策聲明