English |
正體中文
|
简体中文
|
Items with full text/Total items : 81570/81570 (100%)
Visitors : 47012869 Online Users : 115
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by
NTU Library IR team.
Scope
All of NCUIR
College of Earth Sciences
College of Hakka Studies
Engineering College
College of Liberal Arts at National Central University
College of Science All rights reserved
college of Health Sciences and Technology
Research Center
School of Management at National Central University
Office of Teaching Centers
administration
College of Electrical Engineering & Computer Science
Tips:
please add "double quotation mark" for query phrases to get precise results
please goto advance search for comprehansive author search
Adv. Search
Home
‧
Login
‧
Upload
‧
Help
‧
About
‧
Administer
NCUIR
>
Items for Author
Loading...
Category
Loading community tree, please wait....
Year
Loading year class tree, please wait....
Items for Author "Jou,SJ"
Return to Browse by Author
Showing 12 items.
Collection
Date
Title
Authors
Bitstream
[電機工程研究所] 期刊論文
2005
Multi-gigabit pre-emphasis design and analysis for serial link
Lin,CH
;
Tsai,CH
;
Chen,CN
;
Jou,SJ
[電機工程研究所] 期刊論文
2003
Low-error reduced-width booth multipliers for DSP applications
Jou,SJ
;
Tsai,MH
;
Tsao,YL
[電機工程研究所] 期刊論文
2003
Low-power embedded DSP core for communication systems
Tsao,YL
;
Chen,WH
;
Tan,MH
;
Lin,MC
;
Jou,SJ
[電機工程研究所] 期刊論文
2001
Intrinsic response for analog module testing using an analog testability bus
Su,C
;
Chen,YT
;
Jou,SJ
[電機工程研究所] 期刊論文
2001
Low switching noise and load-adaptive output buffer design techniques
Jou,SJ
;
Kuo,SH
;
Chiu,JT
;
Lin,TH
[電機工程研究所] 期刊論文
2001
Simultaneous switching noise analysis and low-bounce buffer design
Jou,SJ
;
Cheng,WC
;
Lin,YT
[電機工程研究所] 期刊論文
1999
Decentralized BIST methodology for system level interconnects
Su,CC
;
Jou,SJ
[電機工程研究所] 期刊論文
1997
A pipelined multiplier-accumulator using a high-speed, low-power static and dynamic full adder design
Jou,SJ
;
Chen,CY
;
Yang,EC
;
Su,CC
[電機工程研究所] 期刊論文
1997
Hierarchical techniques for symbolic analysis of electronic circuits
Jou,SJ
;
Perng,MF
;
Su,CC
[電機工程研究所] 期刊論文
1997
Low-power self-timed circuit design technique
Jou,SJ
;
Chung,IY
[電機工程研究所] 期刊論文
1996
Parallel event-driven MOS timing simulator on distributed memory multiprocessors
Hsieh,WH
;
Jou,SJ
;
Su,CC
[電機工程研究所] 期刊論文
1993
CLEAVAGE FRACTURE UNDER TENSION WITH CONSTRAINT
JOU,SJ
;
CHIOU,SH
;
TAO,YS
;
SHEN,WZ
::: Copyright National Central University. | 國立中央大學圖書館版權所有 |
收藏本站
|
設為首頁
| 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
DSpace Software
Copyright © 2002-2004
MIT
&
Hewlett-Packard
/
Enhanced by
NTU Library IR team
Copyright ©
-
隱私權政策聲明