English  |  正體中文  |  简体中文  |  Items with full text/Total items : 68069/68069 (100%)
Visitors : 23038284      Online Users : 199
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version


    Please use this identifier to cite or link to this item: http://ir.lib.ncu.edu.tw/handle/987654321/29305


    Title: Hierarchical techniques for symbolic analysis of electronic circuits
    Authors: Jou,SJ;Perng,MF;Su,CC
    Contributors: 電機工程研究所
    Keywords: ANALOG INTEGRATED-CIRCUITS;NETWORKS
    Date: 1997
    Issue Date: 2010-06-29 20:21:21 (UTC+8)
    Publisher: 中央大學
    Abstract: A hierarchical symbolic analyser (SAGA2) is presented for the analysis of electronic circuits. SAGA2 analyses lumped, linear, or linearised (small-signal) circuits in the S- and Z-domain. For the analysis of large circuits, a hierarchical two-port (multiport) method is proposed that is two to three orders faster than that without using the hierarchical method. A bandpass filter or a 12-stage RC ladder circuit can be analysed in symbolic form within 1 CPU second. Also, the memory used is dramatically reduced.
    Relation: IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS
    Appears in Collections:[電機工程研究所] 期刊論文

    Files in This Item:

    File Description SizeFormat
    index.html0KbHTML340View/Open


    All items in NCUIR are protected by copyright, with all rights reserved.

    社群 sharing

    ::: Copyright National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback  - 隱私權政策聲明