The effect of reducing source and drain resistance on the device linearity of doped-channel heterostructure FETs is investigated in this work. The proposed metal plug alloy process reduces the parasitic ohmic alloyed resistance caused by the undoped Schot
