應用於動態隨機存取記憶體之自我測試輔助復新功率降低技術;BIST-Assisted Refresh Power Reduction Techniques for DRAMs

NCUIR > College of Electrical Engineering & Computer Science > Graduate Institute of Electrical Engineering > Electronic Thesis & Dissertation > Item 987654321/65828

Please use this identifier to cite or link to this item: http://ir.lib.ncu.edu.tw/handle/987654321/65828

Title:	應用於動態隨機存取記憶體之自我測試輔助復新功率降低技術;BIST-Assisted Refresh Power Reduction Techniques for DRAMs
Authors:	張家銘;Chang,Chia-Ming
Contributors:	電機工程學系
Keywords:	動態隨機存取記憶體;內建自我測試;復新;DRAM;BIST;refresh
Date:	2014-08-26
Issue Date:	2014-10-15 17:11:13 (UTC+8)
Publisher:	國立中央大學
Abstract:	動態隨機存取記憶體（dynamic random access memory, DRAM）為電子系統中關鍵的元件之一。一個DRAM單元(cell)是由一個電晶體和一個電容所構成。其中，電晶體被用於存取電容，藉由在電容中的電荷量來表示儲存在DRAM單元中的資料。由於漏電電流的關係，DRAM需要週期性地復新(refresh)以確保儲存資料的正確性。然而，復新操作是一個需要消耗功率的動作，在DRAM功率消耗上占了很大的部分。因此，發展有效的復新功率降低技術對於設計低功耗的DRAM是非常重要的。多樣復新週期(multiple-refresh-period, MRP)的方法是有效的復新功率降低技術之一。使用多樣復新週期方法，DRAM可以使用不同的復新週期去刷新DRAM的區塊(block)。然而，如何識別每個DRAM區塊各自的復新週期是一個問題。因此在本論文的第一部分，提出一個復新週期分類測試(refresh period classifying test, RPCT)方法來識別DRAM區塊的復新週期。並且，提出一個內建自我測試(built-in self-test, BIST)設計用來支援所提出的復新週期分類測試方法。由分析結果觀察可知，與既有的方法相比，所提出的測試方法可以使用較短的測試時間去識別DRAM區塊的復新週期。因此，所提出的測試方法與既有的方法相比可以降低35.2％到30.9％的測試時間。為了提升多樣復新週期方法的有效性，在本論文的第二部分提出一個位址重映射(address remapping)的方法用以減少在一個DRAM區塊中DRAM列(row)的復新週期的多樣性。換句話說，所提出的位址重映射方法可以增加在DRAM中DRAM區塊的復新週期的多樣性，使得在使用多樣復新週期方法時可以降低更多的復新功率消耗。並且，提出一個位址交換演算法(address swapping algorithm)來產生位址重映射表(address remapping table)。最後，提出一個內建自我測試電路來實現所提出的位址重映射方法。由分析結果觀察可知，對於DRAM有256個區塊和16個可定址內容記憶體(CAM)條目的情況下，所提出的位址重映射方法可以節省26.62％的功率消耗。;Dynamic random access memory (DRAM) is one key component in electronic systems. A DRAM cell is composed of one transistor and one capacitor. The transistor is used to access the capacitor in which the amount of charge represents the data stored in the DRAM cell. Due to the leakage current, the DRAM needs to be refreshed periodically to ensure the data integrity. However, the refresh operation is a power-consumption operation, which represents a significant portion of the DRAM power consumption. Developing effective refresh power reduction techniques thus is imperative for designing a low-power DRAM. Multiple-refresh-period (MRP) method is one of effective refresh power reduction techniques. A DRAM with MRP method can refresh DRAM blocks using different refresh periods. However, how to identify individual refresh period of each DRAM block is an issue. In the first part of this thesis, a refresh period classifying test (RPCT) method is proposed to identify the refresh periods of DRAM blocks in a DRAM. Also, a built-in self-test (BIST) design supporting the RPCT method is proposed. Analysis results show that the proposed method can identify the refresh periods of DRAM blocks using shorter test time in comparison with existing works. The proposed test method can achieve 35.2 % to 30.9 % test time reduction in comparison with existing works. To enhance the effectiveness of MRP method, furthermore, an address remapping approach is proposed to minimize the diversity of refresh periods of rows in a DRAM block in the second part of this thesis. The proposed address remapping approach can enlarge the diversity of refresh periods of DRAM blocks such that more refresh power reduction can be achieved by using MRP method. An address swapping algorithm is proposed to generate the address remapping table as well. Finally, a BIST design with the address remapping method is realized. Analysis results show that the proposed address remapping approach can achieve 26.62 % power saving for a DRAM with 256 blocks and 16 CAM entries.
Appears in Collections:	[Graduate Institute of Electrical Engineering] Electronic Thesis & Dissertation

Files in This Item:

File	Description	Size	Format
index.html		0Kb	HTML	561	View/Open

社群 sharing

Loading...