English  |  正體中文  |  简体中文  |  Items with full text/Total items : 73032/73032 (100%)
Visitors : 23368416      Online Users : 516
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version

    Please use this identifier to cite or link to this item: http://ir.lib.ncu.edu.tw/handle/987654321/65834

    Title: 考量功耗與阻抗之CMOS 電壓整流器自動化設計與佈局;Automated CMOS Voltage Rectifier Design and Layout with Power and Impedance Consideration
    Authors: 周芳瑜;Jhou,Fang-Yu
    Contributors: 電機工程學系
    Keywords: 電壓整流器;自動化佈局
    Date: 2014-08-27
    Issue Date: 2014-10-15 17:11:23 (UTC+8)
    Publisher: 國立中央大學
    Abstract: 射頻電路的能量收集(energy harvesting)是近期相當熱門的研究,它可以將環
    整套自動化工具包含了電路設計與電路佈局兩個部分,皆可在LINUX 上實
    現,所產生的TCL 佈局批次命令檔,亦可在現有的EDA 工具順利執行,產出正
    繁瑣的設計流程。;For radio frequency (RF) circuits, energy harvesting is one of the hot research topics in recent years. By converting ambient energy into the required electrical energy, the circuit can still perform its functionality without any extra power source. In RF energy harvesting circuits, the most important part is the rectifier circuit. Therefore, this thesis proposes an automated design tool for CMOS multi-stage Dickson rectifiers to generate the required designs from specifications to layout with power and impedance considerations. In this thesis, impedance matching has been taken into consideration to have a proper trade off between area and performance.
    Therefore, it can solve the difficulty in previous approaches to match the impedance after design.
    The proposed automation tool is consisted of two parts, circuit sizing and IC layout, which have been implemented in LINUX already. The generated Tcl layout scripts have been tested in commercial EDA tools and generated the corresponding layout successfully. As demonstrated in the experimental results, this tool is able to
    generate the required circuits and layouts that satisfy all users’ specifications in seconds. This is very helpful to shorten the complicated RF IC design flow.
    Appears in Collections:[電機工程研究所] 博碩士論文

    Files in This Item:

    File Description SizeFormat

    All items in NCUIR are protected by copyright, with all rights reserved.

    社群 sharing

    ::: Copyright National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback  - 隱私權政策聲明