| 摘要: | 隨著積體電路製造技術促進高速數據傳輸的發展，資料傳輸量發展至每秒數兆位元(Gb/s)。高速串列連結技術(high-speed serial link technology)是現今主要數據傳輸技術，亦被廣泛應用在有線收發裝置上。然而，在整個高速串列連結系統中，其性能關鍵取決於時脈產生器(timing clock generator)的品質和精準度。因此，鎖相迴路(phase-locked loop, PLL)或展頻時脈產生器(spread-spectrum clock generator, SSCG)在關鍵時脈產生器扮演重要的角色。
當資料傳輸速率已達每秒數兆位元，發射端的傳輸資料往往伴隨高次諧波，這將導致電磁干擾(electromagnetic interference, EMI)，並且嚴重影響周遭其他裝置。為了解決此問題，本論文提出了一在90 nm CMOS製程使用分數型鎖相迴路具三角波調變之6-GHz展頻時脈產生器。本論文提出的相位旋轉技術，乃透過調變分數除率來實現展頻時脈(spread-spectrum clocking, SSC)，此技術有效補償瞬時時序錯誤，同時避免量化誤差的產生。與傳統展頻時脈產生器使用三角積分調變相比，傳統展頻時脈產生器改變多模數除率造成蓄意的相位跳動等效分數除率，本論文實現無擾動真實性分數除率。量測結果顯示本方法抑制方均根抖動量小於1 ps，因此在抖動性能上具有顯著改善。
此外，目前有線收發技術應用須具備向下相容能力，使得資料傳輸速率涵蓋了數Gb/s範圍，這也驅使設計一具寬範圍時脈產生器可支援數種世代規格。因此，時脈產生器中的壓控震盪器(voltage-controlled oscillator, VCO)扮演關鍵的角色。本論文提出了一在90 nm CMOS製程使用主動電感之寬頻率調諧範圍LC-壓控震盪器，此LC-壓控制震盪器在有線收發機介面相容性設計上，更具彈性及無須重新設計之特點。其可操作頻率範圍使得時脈產生器得以應用數種不同規格。另外本論文所提出主動電感亦顯示降低電感損耗特性來提升其品質因素(quality factor, Q)。量測0.9至8 GHz調諧範圍(160%)之間的相位雜訊在中心頻率偏移1 MHz為–118至–105 dBc/Hz。
時脈產生器中另一重要電路為除頻器(frequency divider, FD)，意味除頻器必須能在最高時脈頻率下處理除頻訊號。因此本論文提出了一在90 nm CMOS製程具高速操作且具備混合模數之可編程化除頻器，藉由提出一具三模式模數切換的除法器單元，使用於現有的多模除頻器(multi-modulus divider, MMD)，可實現1步階或0.5步階模數的改變，亦顯示運用於三角積分調變時，將具備抑制–6 dB量化雜訊之優點。此外，本論文在除頻器單元中的數位邏輯電路使用主動電感與一自我省電技巧，使除頻器具高速功能、全數位操作及良好功率效率表現。量測操作在輸入頻率6.25 GHz時，除頻器的功率效率為2.12 GHz/mW。
最後，本論文整合所提之技術，實現另一5 GHz展頻時脈產生器。同時，在模擬USB 3.1 10 Gb/s測試環境下利用USB 3.1規範的一致性測試，進行展頻時脈產生器的抖動量測。綜觀本論文所提技術顯示，本論文所提出的架構可因應未來下一世代高速有線收發機介面。
;Advance in integrated circuit (IC) fabrication technology facilitates the high-speed transmission of data to be upward evolved into several gigabits per second (Gb/s). The high-speed serial link technology is the major technique in modern data transmission. It is widely employed in wireline SerDes applications. In the overall high-speed serial link systems, however, the performance depends crucially on the quality and precision of the essential timing clock generator. Thus, a phase-locked loop (PLL) or a spread-spectrum clock generator (SSCG) plays an important role in such critical building block for clock generation.
As the transmitted data rate has been upgraded into milti-Gb/s, the signal of the data launched by the transmitter (TX) accompanies the higher order harmonics. It results in the power-radiated electromagnetic interference (EMI) issue and may stringently affect the other equipment in the vicinity. To address this issue, this dissertation presents a 6-GHz triangular-modulated SSCG based on a fractional-N PLL in a 90-nm CMOS process. The proposed phase-rotating technique implements the spread-spectrum clocking (SSC) by modulating the fractional-N ratios. The presented technique effectively compensates the instantaneous timing error and shows the ignorable quantization error. Unlike the delta-sigma (ΔΣ) technique commonly used for SSCGs, the proposed SSCG realizes non- dithered fractional division ratios. It shows that the deliberate phase jump stemming from the ΔΣ control could be dismissed. In terms of SSC, this approach suppresses the RMS jitter to be less than 1 ps, showing a significant improvement in the jitter performance.
In the current wireline SerDes application, it evolves the coexistence of several specification generations, and covers the data rate range of several Gb/s. As a result, a wide range clock generator to support multi-specification generations is desirable, and thus, the sub-building block of the clock generator, i.e., the voltage-controlled oscillator (VCO), plays the critical role. This dissertation presents a wide frequency tuning range inductor- capacitor-based VCO (LC-VCO) with an active inductor in a 90-nm CMOS process. The proposed LC-VCO is intended to be flexible without redesign for several new-generation wireline SerDes interfaces. The wide operating frequency makes the clock generator applicable to the multistandards. As a result, the proposed active inductor shows a quality factor, i.e., Q, enhancement technique for the reduction in the loss from the active inductor, deriving an appropriate phase noise of –105 to –118 dBc/Hz at a 1-MHz offset over the entire tuning range of 0.9 to 8 GHz (160%).
In addition, the other essential sub-building block is the frequency divider (FD). It implies that the FD must process the signal operating at the highest clock frequency. Thus, this dissertation presents a high-speed power-efficient programmable frequency divider with a hybrid integer/fraction modulus steps in a 90-nm CMOS. Based on the proposed divider cell used in the multi-modulus divider (MMD), the FD easily realizes the flexible modulus 1- or 0.5-step-size MMD, showing the potential merit of the –6-dB suppressed quantization noise. In addition, by the embodiment of active-inductor-based digital logic cells with a self-power-saving scheme in the divider, the capabilities of high-speed, all-digital operation and good power-efficient are derived. Operating at 6.35 GHz, the perfectible power efficiency is 2.12 GHz/mW.
As a result, integrating the advanced technique that presented, the dissertation also presents a 5-GHz, dual SSC mechanism SSCG. Meanwhile, a similar USB 3.1 10 Gb/s compliance test is set up for the demonstration of the SSCG jitter measurement. Such work might be appropriate for the new-generation of the high-speed wireline SerDes interfaces. |
