English  |  正體中文  |  简体中文  |  Items with full text/Total items : 74010/74010 (100%)
Visitors : 24681482      Online Users : 263
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version

    Please use this identifier to cite or link to this item: http://ir.lib.ncu.edu.tw/handle/987654321/68777

    Title: 可靠度導向之類比積體電路擺置;Reliability-Driven Placement for Analog Integrated Circuits
    Authors: 劉宗祐;Liu,Tsung-Yu
    Contributors: 電機工程學系
    Keywords: 實體設計;類比擺置;physical design;analog placement
    Date: 2015-07-20
    Issue Date: 2015-09-23 14:25:47 (UTC+8)
    Publisher: 國立中央大學
    Abstract: 由於類比電路的敏感性,在元件尺寸大幅地縮小之後,考量佈局後的非理想效應以及可靠度顯得更為重要。為降低非理想效應對電路效能的影響與提升可靠度,類比電路設計大多以人工的方式產生佈局,雖然使用類比設計自動化搭配工程師的佈局經驗可以取代部分人工以節省設計工作量,但眾多的佈局限制仍然是類比設計自動化發展的最大難題。
    ;Due to the sensitivity of analog components, both post-layout non-ideal effects and reliability are getting important with the size shrink of components. In order to reduce the impact of non-ideal effects on circuit performance and increase the reliability, the layouts of analog circuits are often generated manually. Although some EDA tools based on designer experience are available now to reduce design efforts, the complex layout constraints are still big issues for developing EDA tools.
    There are many literatures on analog placement, but the number of researches on analog placement considering both reliability and routing are few. In order to reduce the impacts on the layout caused by the process variations and non-ideal effects, topology constraints are often used to reduce the mismatch between devices. However, the non-ideal effects may still exist in the routing paths. In order to reduce the impacts from routing paths on reliability and circuit performance, narrow wires, right-angle corner bend and long wires should be avoided in the routing paths. It implies that preserving routing space accurately during placement stage is required to ensure the performance and lifetime of the circuits.
    This work presents an analog placement flow for analog circuits with reliability consideration. First, proper routing space is preserved for routing paths, corner bends and wide wires. Then, a two-stage curve pruning technology is proposed to obtain the placement results with shorter wire-length and smaller area. Finally adopting deferred decision making (DDM) technique, multiple flexible solutions can be provided for designers.
    Appears in Collections:[電機工程研究所] 博碩士論文

    Files in This Item:

    File Description SizeFormat

    All items in NCUIR are protected by copyright, with all rights reserved.

    社群 sharing

    ::: Copyright National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 隱私權政策聲明