應用於雙倍資料率同步動態隨機存取記憶體之全數位式延遲鎖定迴路;An All-Digital Delay-Locked Loop for Double Data Rate Synchronous Dynamic Random Access Memory Application

NCU Institutional Repository > 資訊電機學院 > 電機工程研究所 > 博碩士論文 > Item 987654321/74870

請使用永久網址來引用或連結此文件: http://ir.lib.ncu.edu.tw/handle/987654321/74870

題名:	應用於雙倍資料率同步動態隨機存取記憶體之全數位式延遲鎖定迴路;An All-Digital Delay-Locked Loop for Double Data Rate Synchronous Dynamic Random Access Memory Application
作者:	邱郁廷;Chiu, Yu-Ting
貢獻者:	電機工程學系
關鍵詞:	延遲鎖定迴路;雙倍資料率同步動態隨機存取記憶體;Delay-Locked Loop;Double Data Rate Synchronous Dynamic Random Access Memory
日期:	2017-07-19
上傳時間:	2017-10-27 16:09:59 (UTC+8)
出版者:	國立中央大學
摘要:	隨著消費性電子的蓬勃發展，中央處理器需操作在更高速度以滿足更高品質的需求，而雙倍資料率同步動態隨機存取記憶體作為中央處理器的重要周邊亦無法倖免。然而，越高的操作速度代表著越大百分比的時脈扭曲，因此，時脈同步是必須的。在傳統延遲鎖定迴路電路設計當中，操作速度瓶頸往往受限於電路本身之固有延遲，若是高於操作頻率上限或低於操作頻率下限，則電路將發生阻塞鎖定或諧波鎖定。為了避免阻塞鎖定，許多延遲鎖定迴路被設定為單方向追鎖，而諧波鎖定在單一相位輸出之延遲鎖定迴路當中可被忽略。然而，應用於雙倍資料率同步動態隨機存取記憶體之延遲鎖定迴路除了同相位之外，電路需額外提供正交相位，若發生諧波鎖定，則會造成相位錯誤或遺失，進而導致誤動作。因此，本論文提出一應用於雙倍資料率同步動態隨機存取記憶體之全數位式延遲鎖定迴路，透過所提出之諧波鎖定偵測與自我校正技術，本論文晶片可實現100 MHz至2.7 GHz之操作範圍，其成果不僅適用於第四代產品，也能向下相容於第一代至第三代之產品。此外，本論文晶片使用TSMC 90 nm CMOS 1P9M (TN90GUTM)製程來實現，電路操作電壓為1 V。根據量測結果，本論文晶片輸出時脈之週期至週期抖動峰對峰值小於0.019 UI、均方根值小於0.003 UI，而週期抖動峰對峰值小於0.014 UI、均方根值小於0.003 UI，電路功率消耗小於49.8 mW，整體晶片面積為0.903 mm^2，核心電路面積為0.089 mm^2。 ;With the flourishing of consumer electronics, Central Processing Unit (CPU) has to be operated in higher frequency to meet the higher quality requirement. The Double Data Rate Synchronous Dynamic Random Access Memory (DDR SDRAM) as the important peripheral of CPU cannot be spared, either. However, the higher operating frequency indicates the larger percentage of clock skew. Therefore, the clock synchronization is necessary. In a normal Delay-Locked Loop (DLL) design, the bottleneck of operating frequency is always limited by the inherent delay of the circuits. If the operating frequency is higher than the upper limit or lower than the lower limit, the stuck lock or harmonic lock will be happened. To avoid the stuck lock, many DLLs were designed as tracking for only one direction. As for the harmonic lock, it can be ignored in the DLLs which only output in phase signal. However, the phase requirement of DLL applied in DDR SDRAM is not only in phase signal, but quadrature phase signal. If the harmonic lock occurs in the DLL applied in DDR SDRAM, the quadrature phase signal will be fault or miss, which induce the mistakes. To avoid the quadrature phase error causing by the harmonic lock, a novel harmonic lock detection and auto calibration technique is propose in this thesis. The chip was fabricated using TSMC 90 nm CMOS 1P9M (TN90GUTM) process with a 1-V supply voltage. The whole chip area and core area are 0.903 mm^2 and 0.089 mm^2, respectively. According to the measurement results, the operating frequency range of chip is from 100 MHz to 2.7 GHz with the power consumption less than 49.8 mW. The peak-to-peak and room-mean-square (RMS) cycle-to-cycle jitter are less than 0.019 UI and 0.003 UI, respectively. The peak-to-peak and RMS period jitter are less than 0.014 UI and 0.003 UI, respectively. These achievements make the chip suit for not only 4th DDR SDRAM, but from 1st to 3rd DDR SDRAM.
顯示於類別:	[電機工程研究所] 博碩士論文

文件中的檔案:

檔案	描述	大小	格式	瀏覽次數
index.html		0Kb	HTML	145	檢視/開啟

在NCUIR中所有的資料項目都受到原著作權保護.

社群 sharing

資料載入中.....