應用於深度神經網路系統內動態隨機存取記憶體之錯誤糾正碼式刷新功耗降低技術;ECC-Based Refresh Power Reduction Technique for DRAMs of Deep Neural Network Systems

NCU Institutional Repository > 資訊電機學院 > 電機工程研究所 > 博碩士論文 > Item 987654321/79598

請使用永久網址來引用或連結此文件: http://ir.lib.ncu.edu.tw/handle/987654321/79598

題名:	應用於深度神經網路系統內動態隨機存取記憶體之錯誤糾正碼式刷新功耗降低技術;ECC-Based Refresh Power Reduction Technique for DRAMs of Deep Neural Network Systems
作者:	謝宗甫;Thsieh, Tsung-Fu
貢獻者:	電機工程學系
關鍵詞:	深度神經網路;動態隨機記憶體;刷新功耗;資料壓縮;自我測試;Deep Neural Network;DRAM;redresh power;data compression;BIST
日期:	2018-12-27
上傳時間:	2019-04-02 15:06:49 (UTC+8)
出版者:	國立中央大學
摘要:	深度神經網路(DNN)被視為一個十分有應用價值的人工智慧技術。DNN系統通常需要以動態隨機記憶體(DRAM)來儲存數據。然而DRAM是一種十分耗電的元件，因此需要有針對DNN系統中用於降低DRAM功耗的技術。本論文提出了一種混和投票機制與錯誤更正碼(Voting and error-correction code, VECC)的資料保護技術，通過延長DRAM的刷新週期來降低功耗。VECC以投票的方法保護在DNN中數值趨近於零的權重資料，並以錯誤糾正碼保護剩餘資料。以此種混合式的保護機制來糾正受到DRAM刷新周期延長而出現的資料失效(retention fault)。為了實現VECC的技術於DNN系統中，本論文提出了一個軟硬體結合的自我測試技術(Software-Hardware-Cooperated built-in self test, SHC-BIST)，用以蒐集在不同DRAM刷新周期下的資料錯誤資訊。此外也提出了相應的解碼以及重組硬體設計。模擬結果顯示，在四個著名的DNN模組中，VECC可以節省至少93.7%的DRAM刷新功耗，且精準度損耗(accuracy loss)小於0.5%，而額外所需付出的錯誤檢驗碼位元數均小於原始資料的1%。 ;Deep neural network (DNN) is considered as a practical and effective artificial intelligence technique. A DNN system typically needs a dynamic random access memory (DRAM) for the storing of data. However, DRAM is a power-hungry component. Effective techniques for reducing the power consumption of the DRAM in a DNN system thus are needed. In this thesis, a hybrid voting and error-correction code (VECC) technique is proposed to reduce the refresh power of DRAMs in DNN systems by extending the DRAM refresh period. The VECC technique takes advantage of the characteristics of wights of DNN model to reduce the cost of check bits. Most of weights of a DNN model are close to zero. Therefore, the VECC technique extends the refresh period of DRAMs by using the voting mechanism to protect weights being close to zero from retention faults and using the error correction code (ECC) to protect weights being not close to zero from retention faults. To realize the VECC technique, a software-hardwarecooperated built-in self-test (SHC-BIST) scheme is proposed to test the cells with data retention faults of the DRAM with respect to different refresh periods. Also, a decoding and remapping unit is proposed to decode and remap the encoded weights. Simulation results show that the proposed VECC technique can achieve up to 93.7% refresh power saving for four typical DNN models with the adverse effect of inference accuracy loss less than 0.5%, and the check bit overhead is less than 1%. i
顯示於類別:	[電機工程研究所] 博碩士論文

文件中的檔案:

檔案	描述	大小	格式	瀏覽次數
index.html		0Kb	HTML	134	檢視/開啟

在NCUIR中所有的資料項目都受到原著作權保護.

社群 sharing

資料載入中.....