應用於1Gbps車用乙太網路傳輸之 等化器與時序回復電路實現;Implementation of Equalizer and Timing Recovery Circuit for 1Gbps Automotive Ethernet Transmission

NCUIR > College of Electrical Engineering & Computer Science > Graduate Institute of Electrical Engineering > Electronic Thesis & Dissertation > Item 987654321/79600

Please use this identifier to cite or link to this item: http://ir.lib.ncu.edu.tw/handle/987654321/79600

Title:	應用於1Gbps車用乙太網路傳輸之等化器與時序回復電路實現;Implementation of Equalizer and Timing Recovery Circuit for 1Gbps Automotive Ethernet Transmission
Authors:	林祐平;Lin, You-Ping
Contributors:	電機工程學系
Keywords:	等化器;時序回復;Equalizer;Timing Recovery
Date:	2019-01-03
Issue Date:	2019-04-02 15:06:52 (UTC+8)
Publisher:	國立中央大學
Abstract:	本論文依據IEEE 802.3bp™-2016標準的車用下世代Gigabit乙太網路傳輸為模擬環境，提出接收機通道等化器以及時序迴路的演算法與電路設計。由於有線通道相較於無線通道屬於緩慢時變通道，不會有劇烈變化，因此在通道等化器上可以採用低複雜度的LMS 演算法來克服通道效應。其中通道等化器包含了前饋等化器以及決策回授等化器，前者用來消除前符碼間干擾，後者用來消除後符碼間干擾。時序迴路則採用鎖相迴路來克服兩個因素，分別是傳送端數位-類比轉換器與接收端類比-數位轉換器的時脈不匹配效應以及通道的角度偏移效應。此外，通道等化器及時序迴路因會發生交互作用而造成時序迴復電路有失敗之危機，本論文有針對此議題提出解決之道。硬體實現上先利用Xilinx ISE Design Suite撰寫，透過SMIMS VeriEnterprise Xilinx FPGA進行即時驗證電路功能，且經由Design Compiler來驗證在製程為TSMC 40nm下的電路功能，最後也使用相同製程來設計晶片。;In order to develop an IEEE 802.3bp™-2016 compatible next generation gigabit Ethernet transceiver for automotive environment, the algorithms and circuits for channel equalization and timing recovery are presented in this thesis. In order to overcome the harmful inter-symbol interference (ISI), feedforward equalizer and decision feedback equalizer are employed to deal with pre-cursor and post-cursor of inter-symbol interference, respectively. Since the wired channels are slow time-variant, the low complexity Least Mean Square (LMS) algorithm can be adopted to update the coefficients of equalizer. In timing recovery, Phase-Lock Loop (PLL) will overcome two factors that are resulted from channel response and the clock mismatch between AD/DA converters, respectively. Furthermore, the phenomenon induced by the interaction of equalization and timing recovery is combated by the proposed timing recovery approach. Finally, this design is coded on Xilinx ISE Design Suite, verified on SMIMS VeriEnterprise Xilinx FPGA and Design Compiler. And then the proposed design is implemented in 40nm CMOS technology.
Appears in Collections:	[Graduate Institute of Electrical Engineering] Electronic Thesis & Dissertation

Files in This Item:

File	Description	Size	Format
index.html		0Kb	HTML	169	View/Open

社群 sharing

Loading...