| 摘要: | 隨著科技的日新月異，電腦發展以及半導體產業的日益發展，數位資料的傳輸速度也快速提高，因此傳統的並列傳輸受制於其需要耗費大面積的特性，所以已經不敷高速數位傳輸系統使用故目前多採串列方式傳輸。因為傳輸資料提升，電路設計的困難度也大大提升。目前高速串列傳輸有許多規格可以參考，例如PCI-Express、SATA、USB或是光纖網路中的SONET等規格都是目前常用的設計標準，在最新世代的規格中，資料傳輸的速度甚至達到百億位元每秒等級，並將電路設計的複雜度帶到另一個新高度。
本論文參考USB 3.1 Gen2實現一個針對四階脈波振幅調變的對稱波偵測技術之全速率資料與時脈回復電路，並提出四階脈波振幅調變之全新相位偵測器。過去文獻中利用大量電路偵測四階脈波振幅調變訊號，將導致整體功耗上升，本論文將四階脈波振幅調變之邊緣加以區分，把不具相關性的邊緣忽略，使得還原時脈抖動能有效降低。另外提出新的轉態偵測器，借用單一邏輯閘即可達到轉態偵測的效果，且將其與傳統二進位相位偵測器做結合，可使得整體電路面積減少及功耗下降。本論文的設計使用TSMC 40 nm (TN40G) 1P10M CMOS製程，操作電壓為0.9 V，輸入資料為10 Gbps PAM-4，還原時脈速率為5 GHz，還原時脈之峰對峰值27.5 pspp，方均根值4.31 psrms，功率消耗為24.7 mW，晶片面積為1.11 mm2，核心電路面積為0.094 mm2。
;In recent years, according to the rapid development of the process and computers, the series data transmission is widely used for the bus instead of the parallel transmission and the data rate increases progressively, such as PCI-Express, SATA, USB and SONET in the fiber network. The data rate has even risen up to ten billion bits per second in the latest generation specifications. Therefore, the circuit design complexity is greatly increased.
In this paper, a full-rate data and clock recovery circuit for symmetric edge detection technique of PAM-4 is implemented with reference to USB 3.1 Gen2, and a new phase detector for PAM-4 is proposed. A large number of circuits are used to detect the PAM-4 signal, which leads to increase in overall power consumption. In addition, the edge of the PAM-4 is differentiated, so that the undesired edges are ignored, so that the recovered clock jitter is reduced. Moreover, a new transition detector is proposed, which uses only a single logic gate to achieve the effect of the transition detection, and combines it with the traditional bang-bang phase detector to reduce the overall circuit area and reduce the power consumption. This paper uses TSMC 40 nm (TN40G) 1P10M CMOS process, the operating voltage is 0.9 V, the input data is 10 Gbps PAM-4, the recovered clock rate is 5 GHz, the peak value of the recovered clock is 27.5 pspp, and the root mean square value is 4.31 psrms. The power consumption is 24.7 mW, the chip area is 1.11 mm2, and the core area is 0.094 mm2. |
