一個寬電壓操作範圍使用振盪器增益校正技術之全數位展頻時脈產生器;A Wide-Supply-Voltage-Range All Digital Spread-Spectrum Clock Generator With the DCO Gain Calibration Technique

NCU Institutional Repository > 資訊電機學院 > 電機工程研究所 > 博碩士論文 > Item 987654321/86784

jsp.display-item.identifier=請使用永久網址來引用或連結此文件: http://ir.lib.ncu.edu.tw/handle/987654321/86784

题名:	一個寬電壓操作範圍使用振盪器增益校正技術之全數位展頻時脈產生器;A Wide-Supply-Voltage-Range All Digital Spread-Spectrum Clock Generator With the DCO Gain Calibration Technique
作者:	曾御翔;Tseng, Yu-Hsiang
贡献者:	電機工程學系
关键词:	展頻時脈產生器;全數位式鎖相迴路;Spread-spectrum clock generator;All-digital phase locked loop
日期:	2021-09-06
上传时间:	2021-12-07 13:12:55 (UTC+8)
出版者:	國立中央大學
摘要:	本論文提出一個應用於 SATA-I/SATA-II 規格的全數位展頻時脈產生器（ADSSCG），全數位展頻時脈產生器由鎖相迴路（PLL）與展頻控制電路所組成，展頻控制電路採用直接調變數位控制振盪器（DM-DCO）實現真實小數除數，並降低量化雜訊。振盪器增益校正電路以全數位實現，可以抵抗製程、電壓與溫度的變異(anti-PVT-variation)，因此在 0.75（0.6 V）、1.5（0.7 V）和 3 GHz（1 V）的操作頻率下皆能實現 5000 ppm 的向下展頻量。當展頻模式啟動時，鎖相迴路使用開迴路以降低功率消耗。本論文中還提出一個應用於振盪器的高解析度電晶體變容器。展頻時脈產生器以全數位設計，因此可以擁有較寬的操作電壓範圍。全數位展頻時脈產生器採用 TSMC 90 nm MSG 1P9M CMOS 製程實現，鎖相迴路可操作在 0.6 V 至 1.3 V 的電源電壓範圍。整體晶片與核心電路面積分別為 730 × 805 μm 2 與 162 × 238 μm 2。當全數位展頻時脈產生器操作在 1.5 GHz（0.7 V）時，所測得的電磁干擾抑制量為 11.15 dB，未開啟與開啟展頻模式的均方根抖動分別為 2.23 ps 與 2.35 ps，對於應用於 SATA-I 之規格，全數位展頻時脈產生器可在 0.7 至 1.1 V 的電源電壓範圍內提供 1.5 GHz 的操作頻率。當全數位展頻時脈產生器操作在 3 GHz（1 V）時，測得的電磁干擾抑制量為14.23 dB，未開啟與開啟展頻模式的均方根抖動分別為 0.94 ps 和 1.02 ps，對於應用於 SATA-II 之規格，全數位展頻時脈產生器可以在 1.0 至 1.3 V 的電源電壓範圍內提供 3 GHz 的操作頻率。操作在 0.75 GHz 時的最低電源電壓為 0.6 V，測得的電磁干擾抑制量為 9.59 dB，未開啟與開啟展頻模式的均方根抖動分別為 4.12 ps 和 4.74 ps。展頻模式在 0.75（0.6 V）、1.5（0.7 V）和 3 GHz（1 V）下的功率消耗分別為 0.32、0.67 和 2.22 mW。因此，本論文之全數位展頻時脈產生器適合應用於寬範圍操作電壓之系統與 SATA-I/SATA-II 之規格。 ;This thesis proposes an all-digital spread spectrum clock generator (ADSSCG) for SATA-I/SATA-II applications. The ADSSCG consists of a phase-locked loop (PLL) and a spread spectrum scheme. The spread spectrum control circuit uses direct modulation digital controlled oscillator (DM-DCO) to achieve fractional frequency division ratios and reduce quantization noise. The DCO’s digital gain corrector has an automatic calibration scheme under process, voltage and temperature variations. Therefore, it can achieve a down-spread frequency of 5000 ppm at operating frequencies of 0.75 (at 0.6 V), 1.5 (at 0.7 V) and 3 GHz (at 1 V). When the spread spectrum mode is activated, this PLL adopted an opened loop scheme for low power consumption. This thesis also introduces a high-resolution transistor varactor for DCO. The digital type ADSSCG scheme is easy to obtain a wider power supply voltage working range. This ADSSCG is implemented with TSMC 90 nm MSG 1P9M CMOS process, and the PLL can operate within a power supply voltage range of 0.6 V to 1.3 V. The test chip and core areas are 730 × 805 μm2 and 162 × 238 μm2, respectively. When the ADSSCG is running at 1.5 GHz (0.7 V) operating frequency, the measured EMI is reduced by 11.15 dB. The RMS jitters with and without the spread spectrum mode are 2.35 ps and 2.23 ps, respectively. For SATA-I application, the ADSSCG can provide an operating frequency of 1.5 GHz within a power supply voltage range of 0.7 to 1.1 V. When the ADSSCG is running at 3 GHz (3 V) operating frequency, the measured EMI is reduced by 14.23 dB. The RMS jitters with and without the spread spectrum mode are 1.02 ps and 0.94 ps, respectively. For SATA-II application, the ADSSCG can provide an operating frequency of 3 GHz within a power supply voltage range of 1.0 to 1.3 V. For the lowest power supply voltage of 0.6 V at 0.75 GHz, the measured EMI is reduced by 9.59 dB. The RMS jitters with and without the spread spectrum mode are 4.74 ps and 4.12 ps, respectively. The power consumptions of spread spectrum mode at 0.75 (at 0.6 V), 1.5 (at 0.7 V) and 3 GHz (at 1 V) are 0.32, 0.67 and 2.22 mW, respectively. Therefore, this ADSSCG is suitable for wide power supply voltage range system and SATA-I/SATA-II applications.
显示于类别:	[電機工程研究所] 博碩士論文

文件中的档案:

档案	描述	大小	格式	浏览次数
index.html		0Kb	HTML	61	检视/开启

在NCUIR中所有的数据项都受到原著作权保护.

社群 sharing

数据加载中.....