由於多媒體應用的增加，使得傳輸資料頻寬的需要量增大。如果把高速串列連結傳輸應用在價格低廉的纜線上，將是非常節省成本的方法。本論文中，我們實現所提出之平行化打散器(Parallel Scrambler)，以及完成高速串列連結之資料傳送器並且建構適應性終端電阻與信號預先增強器電路於其中，來實際應用在高速傳輸上。並且提出一平行化打散器之設計法則與架構，把串列化打散器轉換成任意之平行輸出以解決在速度上的限制，達到速度上之要求。而在電路設計上，提出一新型具互斥或運算(Exclusive OR)之正負緣觸發暫存器使得打散器可以操作在更高的工作頻率。經由量測，證明使用TSMC 0.18um 1P6M CMOS製程製作之平行化打散器，可以工作在40Gbps的速度。 接著說明此高速串列連結之資料傳送器架構。提出一適應性終端電阻與架構，可以針對不同纜線的特性阻抗自動地調整成和它一樣，讓輸出端對傳輸電纜75Ω~45Ω的特性阻抗值做到匹配的效果，使訊號不會因阻抗不匹配產生反射。此外，改進了調整預先增強器電流的架構，讓預先增強器可以操作的更容易。此完整的高速串列連結之資料傳送器可以應用在長度為1公尺至15公尺的纜線上，在5公尺纜線下傳輸速率可達8Gbps，整個電路以TSMC 0.18um 1P6M CMOS製程予以實現。 Due to the increasing requirement of multimedia applications, the demand for data transmission bandwidth is increased. It is very efficient to make the use of low cost coaxial cable for high-speed link transmitting.In this thesis, we will implement a parallel scrambler and a high-speed serial link transmitter with adaptive termination resistors and pre-emphasis. A very systematic parallel scrambler design methodology and architecture is proposed to overcome the limitation of serial scrambler. A new XOR-DET-C2MOS cell is proposed to speed up the operation speed of the parallel scrambler. Measurement results show that 40Gbps parallel scrambler with 16 outputs can be achieved by using 0.18um CMOS process. We also propose a digital approach of adaptive termination resistors and architecture in the transmitter. It can match the characteristic impedance of coaxial cable automatically from 75Ω~45Ω to reduce the reflection caused by the mismatch of impedance. Moreover, the architecture of pre-emphasis is improved to make the method of tuning pre-emphasis current more easy. The transmitter with pre-emphasis can handle coaxial cable length from 1-meter to 15-meter. The performance of transmitting data at 8Gbps over the 5-meter coaxial cable is achieved. The overall circuit is implemented in TSMC 0.18um 1P6M process.
