English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 94201/94201 (100%)
造訪人次 : 81750333      線上人數 : 1032
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
搜尋範圍 查詢小技巧：
  • 您可在西文檢索詞彙前後加上"雙引號"，以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋，建議至進階搜尋限定作者欄位，可獲得較完整資料
    •  進階搜尋

    類別瀏覽

    正在載入社群分類, 請稍候....

    年代瀏覽

    正在載入年代分類, 請稍候....

    "謝易叡"的相關文件 

    回到依作者瀏覽

    顯示 10 項.

    類別 日期 題名 作者 檔案
    [電機工程學系] 研究計畫 2024-09-27 探索記憶體內運算的未知邊界: 同時具備儲存、計算、搜尋功能的四位單胞雙阻變閘三態內容定址非揮發記憶體晶片之設計與實作( III );Exploration of Unknown Boundary for the In-Memory Computation: Designs and Implementations of Memory Chips Composed of the 4-Bit-Per-Cell 2t Resistive-Gate Tcam Nvms for Storage， Computation， and Search( III ) 謝易叡
    [電機工程學系] 研究計畫 2023-07-17 探索記憶體內運算的未知邊界：同時具備儲存、計算、搜尋功能的四位單胞雙阻變閘三態內容定址非揮發記憶體晶片之設計與實作( II );Exploration of Unknown Boundary for the In-Memory Computation: Designs and Implementations of Memory Chips Composed of the 4-Bit-Per-Cell 2t Resistive-Gate Tcam Nvms for Storage, Computation, and Search( II ) 謝易叡
    [電機工程學系] 研究計畫 2022-07-26 仿生運算於AI晶片之開發與應用：建構通用型類神經網路技術平台與異質晶片整合於圖片辨識之應用( III );Developments and Applications of Ai Chip by Neuromorphic Computing: Construction of General Neuron-Network Technology Platform and Hetero-Integration of Ai Chip in Recognition of Images( III ) 謝易叡
    [電機工程學系] 研究計畫 2021-03-25 仿生運算於AI晶片之開發與應用：建構通用型類神經網路技術平台與異質晶片整合於圖片辨識之應用( II );Developments and Applications of AI chip by Neuromorphic Computing: Construction of General Neuron-Network Technology Platform and Hetero-Integration of AI Chip in Recognition of Images( II ) 謝易叡
    [電機工程學系] 研究計畫 2020-12-08 仿生運算於AI晶片之開發與應用：建構通用型類神經網路技術平台與異質晶片整合於圖片辨識之應用(1/3);Developments and Applications of AI chip by Neuromorphic Computing: Construction of General Neuron-Network Technology Platform and Hetero-Integration of AI Chip in Recognition of Images(1/3) 謝易叡
    [電機工程學系] 期刊論文 2016-05-28 A theoretical and experimental evaluation of surface roughness variation in trigate metal oxide semiconductor field effect transistors 謝易叡; Hsieh, E. R.; Chung, Steve S.
    [電機工程學系] 期刊論文 2015-12-14 The understanding on the evolution of stress-induced gate leakage in high-k dielectric metal-oxide-field-effect transistor by random-telegraph-noise measurement 謝易叡; Hsieh, E. R.; Chung, Steve S.
    [電機工程學系] 期刊論文 2014-05-19 The understanding of the drain-current fluctuation in a silicon-carbon source-drain strained n-channel metal-oxide-semiconductor field-effect transistors 謝易叡; Hsieh, E. R.; Chung, Steve S.
    [電機工程學系] 期刊論文 2012-11-26 The mechanisms of random trap fluctuation in metal oxide semiconductor field effect transistors 謝易叡; Hsieh, E. R.; Chung, Steve S.
    [電機工程學系] 期刊論文 2012-01-01 Suppressing device variability by cryogenic implant for 28-nm low-power SoC applications 謝易叡; Yang, C. L.; Tsai, C. H.; Li, C. I.; Tzeng, C. Y.; Lin, G. P.; Chen, W. J.; Chin, Y. L.; Liao, C. I.; Chan, M.; Wu, J. Y.; Hsieh, E. R.; Guo, B. N.; Lu, S.; Colombeau, B.; Chung, S. S.; Chen, I. C.

    ::: Copyright National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期：8-24-2009 :::
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 隱私權政策聲明