English |
正體中文
|
简体中文
|
Items with full text/Total items : 94201/94201 (100%)
Visitors : 81623572 Online Users : 4038
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by
NTU Library IR team.
Scope
All of NCUIR
College of Earth Sciences
College of Hakka Studies
Engineering College
College of Liberal Arts at National Central University
Graduate College of Sustainability and Green Energy,
College of Science All rights reserved
college of Health Sciences and Technology
Research Center
School of Management at National Central University
Office of Teaching Centers
administration
College of Electrical Engineering & Computer Science
Tips:
please add "double quotation mark" for query phrases to get precise results
please goto advance search for comprehansive author search
Adv. Search
Home
‧
Login
‧
Upload
‧
Help
‧
About
‧
Administer
NCUIR
>
Items for Author
Loading...
Category
Loading community tree, please wait....
Year
Loading year class tree, please wait....
Items for Author "LIU, Jen-Chieh"
Return to Browse by Author
Showing 6 items.
Collection
Date
Title
Authors
Bitstream
[電機工程學系] 期刊論文
2016-06-01
Proportional static-phase-error reduction for frequency-multiplier-based delay-locked-loop architecture
鄭國興
;
CHENG, Kuo-Hsing
;
LIU, Jen-Chieh
;
TU, Yo-Hao
[電機工程學系] 期刊論文
2015-12-22
A 0.6-V 1.6-GHz 8-phase all digital PLL using multi-phase based TDC
鄭國興
;
Tu, Yo-Hao
;
Huang, Hong-Yi
;
Cheng, Kuo-Hsing
;
Liu, Jen-Chieh
;
Hu, Chang-Chien
[電機工程學系] 期刊論文
2014-08-01
A 0.9-to 8-GHz VCO with a differential active inductor for multistandard wireline SerDes
鄭國興
;
Cheng, Kuo-Hsing
;
Hung, Cheng-Liang
;
Alex Gong, Cihun-Siyong
;
Liu, Jen-Chieh
;
Jiang, Bo-Qian
;
Sun, Shi-Yang
[電機工程學系] 期刊論文
2014-08-01
A 0.9-to 8-GHz VCO with a differential active inductor for multistandard wireline SerDes
龔存雄
;
Cheng, Kuo-Hsing
;
Hung, Cheng-Liang
;
Alex Gong, Cihun-Siyong
;
Liu, Jen-Chieh
;
Jiang, Bo-Qian
;
Sun, Shi-Yang
[電機工程學系] 期刊論文
2013-03-01
A wide supply voltage range and low-power all-digital clock generator
鄭國興
;
Cheng, Kuo-Hsing
;
Liu, Jen-Chieh
;
Huang, Hong-Yi
;
Chen, Yu-Tso
[電機工程學系] 期刊論文
2012-12-01
A 0.6-V 800-MHz all-digital phase-locked loop with a digital supply regulator
鄭國興
;
Cheng, Kuo-Hsing
;
Liu, Jen-Chieh
;
Huang, Hong-Yi
::: Copyright National Central University. | 國立中央大學圖書館版權所有 |
收藏本站
|
設為首頁
| 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
DSpace Software
Copyright © 2002-2004
MIT
&
Hewlett-Packard
/
Enhanced by
NTU Library IR team
Copyright ©
-
隱私權政策聲明