A 2-V 7.2 degrees jitter AM-suppression CMOS amplifier using current-mode hybrid magnitude control

NCUIR > College of Electrical Engineering & Computer Science > Graduate Institute of Electrical Engineering > journal & Dissertation > Item 987654321/29261

Please use this identifier to cite or link to this item: http://ir.lib.ncu.edu.tw/handle/987654321/29261

Title:	A 2-V 7.2 degrees jitter AM-suppression CMOS amplifier using current-mode hybrid magnitude control
Authors:	Huang,KH;Wang,WC;Yang,TH;Wang,CK
Contributors:	電機工程研究所
Keywords:	LIMITING AMPLIFIER
Date:	1999
Issue Date:	2010-06-29 20:20:17 (UTC+8)
Publisher:	中央大學
Abstract:	This paper proposes an AM-suppression CMOS amplifier that incorporates a discrete-level automatic gain control (AGC) with a hysteresis hard limiter in order to reduce magnitude-dependent jitter and speed up AM-suppression response. The gain control that is composed of a transition-based magnitude controller and a discrete-level current-mode variable gain amplifier (VGA) does not require coherent detection and external components. The prototype amplifier demonstrates a jitter of 7.2 degrees from 1-Mb/s pulse-point modulated (PPM) data input with 20-dB dynamic range (40-400 mV(pp)), which is six times improvement over the conventional limiter alone approach, The amplifier with an active area of 0.64 mm(2) is implemented in 0.8-mu m single-poly double-metal digital CMOS technology. It consumes 18 mW from a single 2-V supply.
Relation:	IEEE JOURNAL OF SOLID-STATE CIRCUITS
Appears in Collections:	[Graduate Institute of Electrical Engineering] journal & Dissertation

Files in This Item:

File	Description	Size	Format
index.html		0Kb	HTML	520	View/Open

社群 sharing